


## INTEL 8086:-

### ① Register organisation:-

↳ General Purpose: can be used as both 8-bit and 16-bit registers.

used for holding data, variables, intermediate results temporarily or for storing offset address, used like a counter etc.

↳ special purpose: used as segment registers, pointers, index registers, offset storage registers.



### (Register organisation of 8086)

#### General Data Registers:

- AX, BX, CX and DX - 4-~~8~~ 16-bit registers
- AX - accumulator (AL - 8-bit accumulator)
- CX - default counter in case of string and loop instructions.
- BX - offset storage for forming physical address.
- DX - may be used as explicit operand or destination in case of a few instructions.

## Segment Registers:-

- \* 8086 has a segmented memory.
- \* 1 MB memory divided into 16 logical segments. (may not be physically separated)
  - ⇒ Each segment has 64 kb.
- \* 4 segment registers -
  - code segment (CS)
  - Data segment (DS)
  - Stack segment (SS)
  - Extra segment (ES)

Single segment - more than 1 chip or more than 1 segment in a single chip.
- \* Code segment Register: addressing memory location in the code segment where executable program is stored.
- \* Data segment Register: point to the data segment, where data resides.
- \* Extra Segment Register: is an extra segment, also essentially used for data.
- \* Stack Segment Register: is used for addressing stack segment of memory, which is used to store stack data.
  - \* Stack data - important data related to contents of CPU registers to be used at a later stage.
  - \* It grows down, data is pushed on to stack with decreasing addresses.
  - \* while addressing any location in memory, the physical address is calculated from 2 parts:
    - ① Segment address - in segment registers
    - ② offset - pointers or index registers (16-bit) or ~~offset~~ BX contain the offset.



\* advantage of this scheme - instead of maintaining a 20-bit register for physical address, the processor just maintains 2 16-bit registers. (which are within word length capacity of the machine).


### Pointers and Index Registers:-

- \* It contains offset within particular segments
- \* IP, BP and SP - offsets within code and stack (BP & SP) segments.
- \* Index Registers - GPR as well as for storage of offset in case of indexed, base indexed and relative base indexed addressing modes.
- \* SI - offset of source data in data segment
- \* DI - offset of destination data or extra segment
- \* Index Registers are particularly used for string manipulations.

### Flag Register:-

- \* They indicate the results of computation in the ALU.
- \* contain flag bits to control CPU operations.

Architecture :-



( 8086 Architecture )



- \* supports 16-bit ALU, a set of 16-bit registers, provides segmented memory addressing capability, rich instruction set, powerful interrupt structure, fetched instruction queue for overlapped fetching and execution etc

- \*  $\text{CS}$  is divided into 2 parts:

(a) Bus Interface Unit (BIU)

(b) Execution Unit (EU)

- \* BIU contains circuit for physical address calculations and a predecoding instruction byte queue (6-bytes long)

- \* BIU makes available system's bus signals for external interfacing.

- \* Responsible for making communication b/w external devices and peripherals including memory via bus.

- \* 8086 has a segmented memory.

- ↳ complete physical address is 20-bits

- ↳ generated using segment and offset registers of 16-bits each.

segment address  $\rightarrow$  1005H

offset address  $\rightarrow$  5555H

segment- 1005H  $\rightarrow$  0001 0000 0000 0101

left-shifted by 4-bit positions

$\rightarrow$  0001 0000 0000 0101 0000

+

offset address

$\rightarrow$  0101 0101 0101 0101

---

Physical address  $\rightarrow$  0001 0101 0101 1010 0101  
 1 5 5 A 5

segment address - 1005H — 0000H  
to  
FFFFH } offset

i.e. 64K locations on the segment.

→ segment register - Base address

offset - distance of the required memory location in the segment from the base address.

from segment registers → from IP, BX, SI, DI, SP, BP or an immediate 16-bit value.

\* BIU and EU form a pipeline.

### Memory Segmentation:-

\* complete physical memory is divided into a number of logical segments.

\* Each segment = 64K bytes and addressed by one of the segment registers.

\* 16-bit content of the segment registers actually point to starting location of a particular segment.

\* To address a specific location in a segment, offset is used.

\* Physical address range: 00000H to FFFFFFFH

offset address range: 0000H to FFFFH

segment address range: 0000H to F000H (Non-overlapping segments)

### Flag Register:-

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	0	D	I	T	S	Z	X	Ac	X	P	X	Cy

Two parts: ① Condition code / status flags  
② machine control flags.



condition code / status flags: lower 8-bits of flag register and overflow bit

machine control flags: 3 flags - direction, interrupt, trap.

- O = overflow - if result overflows into sign bit, then set.
- D = Direction - if = 0  $\Rightarrow$  string processed from <sup>(lowest to highest address)</sup> LSB to MSB side
- I = Interrupt - set  $\Rightarrow$  maskable interrupts recognised by CPU
- T = Trap - set  $\Rightarrow$  processor in single step execution mode
- S = Sign - set when result is negative. (MSB = sign flag)
- Z = Zero - set when result of prev. computation is zero.
- Ac = Auxiliary carry
- P = Parity - set when lower byte of result has even no. of 1's.
- Cy = Carry - carry/borrow out of MSB.
- X = Unused.

### SIGNAL DESCRIPTION / PIN DIAGRAM:-

CLK - clock input  $\Rightarrow$  provides basic timing for processor operation and bus control activity.

Vcc - +5V supply

GND - ground for internal ckt


MN/MX - decides whether 8086 is going to operate in minimum (uni) or maximum mode. (multiprocessor)

\* Pins for minimum mode of operation for 8086 are

$\overline{M}/\overline{E}_0$ ,  $\overline{INTA}$ , ALE, DT/R,  $\overline{DEN}$ , HOLD, HLDA,  $\overline{WR}$

\* Pins for maximum mode of operation for 8086 are

$\overline{S}_2$ ,  $\overline{S}_1$ ,  $\overline{S}_0$ , LOCK,  $Q_{S1}$ ,  $Q_{S0}$ ,  $\overline{RQ}/\overline{GTO}$ ,  $\overline{RQ}/\overline{GT}_1$



AD0 - AD15 - time multiplexed address and data

- address on the line -  $T_1$  state
- data on the line -  $T_2, T_3, T_w$  &  $T_4$ . (wait)
- tristate during interrupt ack and local bus hold acknowledge

A19/S6 to A16/S3 - time multiplexed address and status lines.

- address lines during  $T_1$ .
- during memory/ $\overline{S}_0$  operation, status info is available during  $T_2, T_3, T_w$  and  $T_4$  states.
- status of interrupt enable flag ( $S5$ ) is updated at the beginning of each clock cycle.
- $S4$  and  $S3$  are used together as follows:



$S_4$	$S_3$	Indication
0	0	Alternate data
0	1	stack
1	0	code or none
1	1	Data.

- tristate during local hold ack
- $S_6$  is always low.

$\overline{BHE} / S_7$  :-  $\overline{BHE}$  used to indicate transfer of data over the higher order ( $D_{15} - D_8$ ) data bus. ( $\overline{BHE} = 0$ )

- tristates during hold.
- $S_7$  is not currently used.

$\overline{BHE}$	$A_0$	Indication
0	0	whole word (2 bytes)
0	1	Upper byte from or to odd address
1	0	Lower " " " " even "
1	1	None.

$\overline{RD}$  :- memory / I/O read (Active low)  
tristated during 'hold acknowledge'

~~READY~~ READY :- acknowledgement from slow devices that they have completed data transfer.

INTR :- interrupt signal (can be masked by resetting interrupt enable flag).

$\overline{TEST}$  :- examined by a 'WAIT' instruction. If low, execution will continue, else processor remains in idle state.

NMI :- Non-maskable Interrupt

RESET :- causes the processor to terminate the current activity and start execution from FFFF0H.

m/I/O :- low - I/O operation  
high - memory operation.

$\overline{INTA}$  : Interrupt acknowledgement

ALE : ALE = high, valid address on address/data lines.

DT/R : direction of data flow.

low = processor receiving data

high : " transmitting data

$\overline{DEN}$  : indicates availability of valid data over the address/data lines.

HOLD/HLDA : HOLD = high  $\Rightarrow$  another device requesting bus access.

(HLDA - hold ack.

low (means no one requesting)

$\hookrightarrow$  CPU lowers HLDA to 0.

HOLD is asynchronous and is externally synchronized.

$\overline{S_2}, \overline{S_1}, \overline{S_0}$  - Status lines.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Indication
0	0	0	Interrupt acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	code access
1	0	1	Read <del>to</del> memory
1	1	0	write memory
1	1	1	Passive.

$\overline{LOCu}$  :  $\overline{LOCu} = 0$  (no other device can control the system bus at that time as CPU is executing a critical instruction)

$\overline{QS_1}, \overline{QS_0}$  : status of code-prefetch queue.



$Q_{S1}$	$Q_{S0}$	Indication
0	0	No operation
0	1	First byte of opcode from Queue
1	0	Empty Queue
1	1	Subsequent Byte from Queue

$\overline{RQ}/\overline{GT_0}$ ,  $\overline{RQ}/\overline{GT_1}$  " used by local bus masters (devices) to force the processor to release the local bus at the end of processor's current bus cycle.

$\overline{RQ}/\overline{GT_0}$  - higher priority than  $\overline{RQ}/\overline{GT_1}$

Working :  
 \* request to CPU

\* Hold ack and CPU BUV disconnected.

\* 1 clock cycle wide pulse from another master indicates that 'hold' request is about to end. and so ss may regain control of the bus in the next clock cycle.

## PHYSICAL MEMORY ORGANISATION:

\* 1 Mb  $\left\{ \begin{array}{l} \text{odd bank} \\ \text{even bank} \end{array} \right\}$  512 Kbytes each.

+ Byte data - even address - D<sub>0</sub>-D<sub>7</sub>

" - odd address - D<sub>8</sub>-D<sub>15</sub>

+  $\overline{\text{BHE}}$  and A<sub>0</sub> handle selection of banks.

\* Processor fetches a word from memory  $\rightarrow$

1. Both the bytes may be data.


2. Both the bytes may contain opcode bits.

3. One of the bytes may be opcode and other may be data.

\* Word data is located at even address  $\Rightarrow$  Better, because only one read/write cycle is required.

\* 8086 is a 16-bit  $\mu\text{P}$  and can access 2 bytes of data in one operation <sup>in a single machine cycle</sup> (I/O or memory) but commercially available memory chips are 1-byte in size.

- In order to store 16-bit data, 2 successive memory locations are used.



\* 0000H - lower 8-bits.  
0001H  $\rightarrow$  Higher 8-bits

\* certain locations are reserved for specific CPU operations.

FFFF0H to FFFFFH - jump to initialization


00000H to 003FFH - interrupt vector table

$\downarrow$   
256 types of interrupt / CS & IP for each  
interrupt require 4 bytes for storing interrupt  
vector table.



## I/O Addressing capability :-

\* upto 64K I/O byte registers or 32K word registers.



### (I/O Addressing in 8086)

- \* I/O Address appears on address lines  $A_0 - A_{15}$  for  $T_1$ . (using ALE signal)
- \*  $A_{16}$  to  $A_{19} = 0$ . during I/O operations.
- \* DX is 16-bit I/O address pointer.
- \* Addressing mode is decided using contents of BX.  
based addressed mode
- \* Even addressed bytes -  $D_0$  to  $D_7$  (8-bit of Even addresses).
- \* odd addressed bytes -  $D_8$  to  $D_{15}$ .

## Special Processor activities:-

### ① Processor Reset and Initialisation:

- \* Logic 1 applied to reset pin,
- \* CPU terminates ongoing operation. - on the edge of reset signal
- \* negative edge - reset sequence starts and continues for 10 clock cycles.
- \* All registers - 0000 H  
CS = FFFF H
- \* Execution starts from FFFF0H
- \* For a reset signal to be accepted, it should be high for atleast 4 clock cycles.
- \* NMI before second clock cycle is not served
- \* Status signals are idle
- \* ALE and HLDA - low.
- \* HOLD appears immediately after RESET, then HOLD will be served.

### ② Halt:

- \* Halt ~~data~~ when HLT instruction is encountered
- \* Halt - minimum mode (issues ALE pulse but does not issue any control signal)
  - ↳ maximum mode (status 011 in  $\bar{S}_2, \bar{S}_1, \bar{S}_0$  pins, issues an ALE pulse but no qualifying signal (no appropriate address/control signals are issued to the bus).
- \* only an interrupt request / reset will force 8086 to come out of halt state.



## TEST and Synchronisation with External Signals:

- \* When CPU executes a wait instruction, CPU preserves the contents of the registers before execution of WAIT instruction.
- \* waits for  $\overline{\text{TEST}}$  pin to go low
- \*  $\overline{\text{TEST}} = 0$  (continues further execution) otherwise keeps on waiting.
- \* For a  $\overline{\text{test}}$  signal to be accepted, it should be low for at least 5 clock cycles.
- \* waiting does not consume any extra ~~clock~~<sup>bus</sup> cycle.
- \* while waiting, HOLD request may be served.
- \* Interrupt occurs  $\Rightarrow$  one more wait then interrupt served.
- \* After interrupt handling complete, then fetches wait instruction and continues to be in 'wait' state.