

MACHINE LANGUAGE INSTRUCTION FORMATS:


- * instruction - opcode + operands.
- * 6 - types of instruction formats:-

(a) One byte instruction

- one byte long
- has implied data or register operands.
- LSB 3-bits are used to specify register (if any) else, all 8-bit opcode and operands are implied.

(b) Register to Register ::


- 2 bytes long.



w = width of operand.
R/m = Register or memory location.

(c) Register to/from memory with no displacement ::


- 2 bytes long



MOD = mode of addressing


(d) Register to/from memory with displacement ::

- 2 bytes as previous + extra 1 or 2 bytes for displacement.




(e) Immediate operand to Register ::

- * 3 - additional bits for opcode in REG field of registers to registers type.



f) Immediate operand to memory with 16-bit displacement:

* 5 or 6 Bytes long.



$W = 0$ (8-bit operand)
 $= 1$ (16-bit operand)

single bit indicators of opcodes

$D = 0$ (REG is source)
 $= 1$ (REG is destination).

$S = 0$ $w = 0$ (8-bit operation with 8-bit immediate operand)
 $S = 0$ $w = 1$ (16-bit operation with 16-bit immediate operand)
 $S = 1$ $w = 1$ (16-bit operation with sign extended immediate data).

$V = 0$ (Shift count is 1)
 $= 1$ (if CL register contains shift count)

$Z = 1$ (instruction with REP prefix is executed)
 $= 0$ (repeating instruction stops)

↳ matched with zero flag of Flag Register.

* The register code of different registers (either as source or destination operands) are assigned binary codes.

* There are 4-segment registers \Rightarrow 2 binary bits are sufficient to encode them

* The other registers are 8 in number. To code their 8-bit and 16-bit variants, they are combined with the w -bit.

The details are presented in the following table:-

Code Assignment to different Registers:-

<u>W</u>	<u>Register code</u>	<u>Registers</u>
0	000	AL
0	001	CL
0	010	DL
0	011	BL
0	100	AH
0	101	CH
0	110	DH
0	111	BH
1	000	AX
1	001	CX
1	010	DX
1	011	BX
1	100	SP
1	101	BP
1	110	SI
1	111	DI

<u>segment (2 bit Register code)</u>	<u>Register</u>
00	ES
01	CS
10	SS
11	DS

NOTE:-

- * All addressing modes have DS as default data segment.
- * Addressing modes using BP and SP have SS as the default segment register.
- * MOD and R/m fields of a particular instruction can be decided from the addressing mode of the instruction.

→ The addressing modes and corresponding MOD, REG and R/m fields can be obtained from the following table:-

Operands MOD R/M	Memory operands			Register operands	
	No displacement	Displacement (8-bit)	Displacement (16-bit)	W=0	W=1
	00	01	10		
000	(BX)+(SI)	(BX)+(SI)+D8	(BX)+(SI)+D16	AL	AX
001	(BX)+(DI)	(BX)+(DI)+D8	(BX)+(DI)+D16	CL	CX
010	(BP)+(SI)	(BP)+(SI)+D8	(BP)+(SI)+D16	DL	DX
011	(BP)+(DI)	(BP)+(DI)+D8	(BP)+(DI)+D16	BL	BX
100	(SI)	(SI)+D8	(SI)+D16	AH	SP
101	(DI)	(DI)+D8	(DI)+D16	CH	BP
110	D16	(BP)+D8	(BP)+D16	DH	SI
111	(BX)	(BX)+D8	(BX)+D16	BH	DI

NOTE:-

* D8 - 8 bit displacement

D16 - 16 bit displacement

* Default segment while using BP and SP is SS.
for all others, it is DS or ES.

ADDRESSING MODES OF 8086:-

- * It indicates a way of locating data/operands.
- * An instruction may belong to one/more addressing modes depending on the type of operands and the way they are accessed for executing an instruction.

Types of instructions:

- ① Sequential control flow instructions.
- ② Control Transfer instructions

⇒ Different addressing modes arise as follows:-

① Immediate:-

MOV AX, 0005H
MOV BL, 06H = Immediate data.

② Direct:-

MOV AX, [5000H] → data on location 5000H is transferred to register AX.

Segment address = content of DS
offset " = 5000H.

Effective address = 10H * DS + 5000H

IN 80H → 80H is I/O address

③ Register:-

MOV BX, AX

ADC AL, BL

} all operands in registers.

④ Register Indirect:-

MOV AX, [BX]

or
SI
or
DI

BX contains offset address

Segment address = content of DS or ES

Effective address = 10H * DS + [BX]

⑤ Indexed:-

* offset is stored in index registers.

* default ~~data~~ segment = DS
register

* on string instruction - default segment = DS or ES.
register

* special case of indirect addressing mode.

MOV AX, [SI]

MOV CX, [DI]

→ Effective address = 10H * DS + [SI]

⑥ Register Relative:-

* 8-bit/16-bit displacement added to any one of the registers among BX, BP, SI and DI in DS or ES segment.

MOV AX, 50H [BX]

→ Effective address = 10H * DS + 50H + [BX]

Displacement = 50H

MOV 10H[SI], DX

⑦ Based Indexed:-

* Effective address is formed by adding content of base register (BX or BP) to the content of an index register (SI/DI).

* Default segment register = DS or ES.

MOV AX, $\underbrace{[BX]}_{\text{Base}}[\underbrace{SI}_{\text{Index}}]$ Effective address = $10H * DS + [BX] + [SI]$
(EA)
content at EA is moved to register AX.

MOV [BX][DI], AX

⑧ Relative Based Indexed:-


* same as previous case with an extra immediate 8-bit or 16-bit displacement.

MOV AX, $50H [BX][SI]$ Effective address = $10H * DS + [BX] + [SI] + 50H$
ADD $50H [BX][SI], BP$

→ For control transfer instructions, addressing mode depends on whether the destination location is within the same or different segment

* It also depends on method of passing the destination address to the processor.

Modes for Control Transfer Instructions



9) Intrasegment Direct Mode:-

- * address appears on the instruction as immediate displacement value.
- * displacement is computed relative to content of IP.
- * short jump - signed displacement (d) is of 8-bits. $(-128 < d < +127)$
- * long jump - signed displacement (d) is of 16-bits $(-32768 < d < +32767)$

JMP SHORT LABEL label lies within (-128) to $(+127)$ from current IP content.

10) Intrasegment Indirect:-

JMP [Bx] Jump to effective address = $10H * IP + [Bx]$

11) Intersegment Direct:-

JMP 5000H : 2000H
 ↓ ↙ IP
 Code segment

$$\begin{aligned}
 \text{Effective address} &= 10H * CS + IP \\
 &= 10H * 5000H + 2000H \\
 &= 50000H + 2000H \\
 &= 52000H
 \end{aligned}$$

12) Intersegment Indirect:-

JMP [2000H] Value at [2000H] location on DS is the displacement of the location in the other segment. (Let this value is x)

Effective address = $10H * CS + IP + x$

Q Given the contents of different registers, form the effective addresses for different addressing modes under sequential instructions category:

offset (displacement) = 5000 H

[AX] = 1000 H, [BX] = 2000 H, [SI] = 3000 H, [DI] = 4000 H,
[BP] = 5000 H, [SP] = 6000 H, [CS] = 0000 H, [DS] = 1000 H,
[SS] = 2000 H, [IP] = 7000 H

- ① MOV AX, [5000H]
- ② MOV AX, [BX]
- ③ MOV AX, 5000[BX]
- ④ MOV AX, [BX][SI]
- ⑤ MOV AX, 5000[BX][SI]

find the type of addressing mode in each case and also calculate the effective address.

Prepared By:-

Kamlesh Prasad Nayak
Asst Prof (CSE)
GCEK, Bhawanipatna

Reference:-

Advanced Microprocessors and
Peripherals
(K.M. Bhurchandi & A.K. Ray)
McGraw Hill Education,