

SUBJECT-BASIC ELECTRONICS ENGINEERING

TOPIC-SEMICONDUCTOR DIODE

Prepared by Mr. Bikash Meher

Assistant Professor

Department-EE

Topic includes

- **Construction and operation of p-n Junction Diode**
- **Construction and operation Rectifier**

1. P-N JUNCTION DIODE

A ***p-n junction*** is formed by joining *p*-type and *n*-type semiconductors together in very close contact. The term *junction* refers to the boundary interface where the two regions of the semiconductor meet. If they were constructed of two separate pieces this would introduce a grain boundary, so *p-n* junctions are created in a single crystal of semiconductor by doping, for example, by ion implantation, diffusion of dopants, or by epitaxy (growing a layer of crystal doped with one type of dopant on top of a layer of crystal doped with another type of dopant). *p-n* junctions are elementary “building blocks” of almost all semiconductor electronic devices such as diodes, transistors, solar cells, LEDs, and integrated circuits. The regions near by the *p-n* interfaces lose their neutrality and become charged, forming the space charge region or depletion layer




Fig.1. A p-n junction in thermal equilibrium with zero bias voltage applied

The electric field created by the space charge region opposes the diffusion process for both electrons and holes. There are two concurrent phenomena: the diffusion process that tends to generate more space charge, and the electric field generated by the space charge that tends to counteract the diffusion. The carrier concentration profile at equilibrium is shown in Fig.1. The space charge region is a zone with a net charge provided by the fixed ions (donors or acceptors) that have been left uncovered by majority carrier diffusion. When equilibrium is reached, the charge density is approximated by the displayed step function. In fact, the region is completely depleted of majority carriers (leaving a charge density equal to the net doping level), and the

edge between the space charge region and the neutral region is quite sharp. The space charge region has the same charge on both sides of the p - n interfaces, thus it extends farther on the less doped side.

2. FORWARD BIASING AND REVERSE BIASING

Forward Biasing:

When external voltage applied to the junction is in such a direction that it cancels the potential barrier, thus permitting current flow is called forward biasing. To apply forward bias, connect +ve terminal of the battery to p -type and -ve terminal to n -type as shown in Fig. 2. The applied forward potential establishes the electric field which acts against the field due to potential barrier. Therefore, the resultant field is weakened and the barrier height is reduced at the junction as shown in Fig. 2.2. Since the potential barrier voltage is very small, a small forward voltage is sufficient to completely eliminate the barrier. Once the potential barrier is eliminated by the forward voltage, junction resistance becomes almost zero and a low resistance path is established for the entire circuit. Therefore, current flows in the circuit. This is called *forward current*.




Fig. 2. Forward biasing of p-n junction

Reverse Biasing

When the external voltage applied to the junction is in such a direction the potential barrier is increased it is called reverse biasing. To apply reverse bias, connect -ve terminal of the battery to p -type and +ve terminal to n -type as shown in Fig.3. The applied reverse voltage establishes an electric field which acts in the same direction as the field due to potential barrier. Therefore, the resultant field at the junction is strengthened and the barrier height is increased as shown in Fig.3. The increased potential barrier prevents the flow of charge carriers across the junction. Thus, a high resistance path is established for the entire circuit and hence current does not flow.






Fig. 3. Reverse biasing of p-n junction

3. VOLT-AMPERE (V-I) CHARACTERISTICS OF P-N JUNCTION DIODE

The V - I characteristics of a semiconductor diode can be obtained with the help of the circuit shown in Fig. 4 (i). The supply voltage V is a regulated power supply, the diode is forward biased in the circuit shown. The resistor R is a current limiting resistor. The voltage across the diode is measured with the help of voltmeter and the current is recorded using an ammeter. By varying the supply voltage different sets of voltage and currents are obtained. By plotting these values on a graph, the forward characteristics can be obtained. It can be noted from the graph the current remains zero till the diode voltage attains the barrier potential. For silicon diode, the barrier potential is 0.7 V and for germanium diode, it is 0.3 V. The barrier potential is also called *knee voltage* or *cut-in voltage*. The reverse characteristics can be obtained by reverse biasing the diode. It can be noted that at a particular reverse voltage, the reverse current increases rapidly. This voltage is called *breakdown voltage*.



(i)



(ii)

Fig. 4 V-I characteristics of p-n junction diode (i) circuit diagram; (ii) characteristics

4. DIODE CURRENT EQUATION

The current in a diode is given by the diode current equation

$$I = I_o(e^{V/\eta V_T} - 1)$$

where, I = Diode current

I_o = Reverse saturation current

V = Diode voltage

η = Semiconductor constant

= 1 for Ge

= 2 for Si.

V_T = Voltage equivalent of temperature = $T/11,600$ (temperature T is in kelvin)

Note: If the temperature is given in °C then it can be converted to kelvin with the help of the following relation, °C + 273 = K

5. DIODE EQUIVALENT CIRCUIT




Fig. 5. Diode equivalent circuit. (i) Symbol (ii) equivalent circuit

The forward current I_f flowing through the diode causes a voltage drop in its internal resistance, r_f . Therefore, the forward voltage V_F applied across the actual diode has to overcome

1. potential barrier V_o
2. internal drop $I_f r_f$

$$V_f = V_o + I_f r_f$$

For silicon diode $V_o = 0.7$ V whereas for germanium diode $V_o = 0.3$ V.

For ideal diode $r_f = 0$.

Basic Definitions

Knee Voltage or Cut-in Voltage

It is the forward voltage at which the diode starts conducting.

Breakdown Voltage

It is the reverse voltage at which the diode (p - n junction) breaks down with a sudden rise in reverse current.

Peak-inverse Voltage (PIV)

It is the maximum reverse voltage that can be applied to a p - n junction without causing damage to the junction. If the reverse voltage across the junction exceeds its peak inverse voltage, then the junction exceeds its peak-inverse voltage, and the junction gets destroyed because of excessive heat.

Maximum Forward Current

It is the maximum instantaneous forward current that a *p-n* junction can conduct without damaging the junction. If the forward current is more than the specified rating then the junction gets destroyed due to overheating.

6. VOLT-AMPERE (V-I) CHARACTERISTICS OF IDEAL DIODE

Diode permits only unidirectional conduction. It conducts well in forward direction and poorly in reverse direction. It would have been ideal if a diode acted as a perfect conductor (with zero voltage across it) when forward-biased, and as a perfect insulator (with no current through it) when reverse-biased. The *V-I* characteristics of such an ideal diode would be as shown in Fig. 6. An ideal diode acts like an automatic switch. When the current tries to flow in the forward direction, the switch is closed. On the other hand, when the current tries to flow in the reverse direction, the switch is open.




Fig. 6.

7. STATIC AND DYNAMIC RESISTANCE OF A DIODE

DC or Static Resistance

When diode is forward biased, it offers a definite resistance in the circuit. This resistance is known as dc resistance or static resistance (R_F). It is simply the ratio of the dc voltage (V_D) across the diode to the dc current (I_D) flowing through it as shown in Fig.7.

$$R_F = \frac{V_D}{I_D}$$




Fig. 7. Determination of dc resistance of a diode at a specific operating point

AC or Dynamic Resistance

The ac or dynamic resistance of a diode, at a particular dc voltage, is equal to the reciprocal of the slope of the characteristics at that point, as shown in Fig. 8.

$$r_f = \frac{\Delta V_D}{\Delta I_D}$$

ΔV_D = change in voltage

ΔI_D = change in current




Fig. 8. Determination of ac resistance of a diode at a specific operating point

8. HALF-WAVE RECTIFIER

The circuit diagram of a half-wave rectifier is shown in Fig. 9 along with the I/P and O/P waveforms.





Fig. 9

The transformer is employed in order to step-down the supply voltage and also to prevent from shocks. The diode is used to rectify the ac signal while the pulsating dc is taken across the load resistor RL . During the +ve half-cycle, the end X of the secondary is +ve and end Y is -ve. Thus, forward biasing the diode. As the diode is forward biased, the current flows through the load RL and a voltage is developed across it. During the -ve half-cycle the end Y is +ve and

end X is –ve thus, reverse biasing the diode. As the diode is reverse biased there is no flow of current through RL thereby the output voltage is zero.

Efficiency of a Rectifier

The ratio of dc power to the applied input ac power is known as rectifier efficiency.

$$\text{Rectifier efficiency } \eta = \frac{\text{dc power output}}{\text{input ac power}}$$

Let $V = V_m \sin \theta$ be the voltage across the secondary winding

r_f = diode resistance

R_L = load resistance

dc Power

$$\begin{aligned} I_{av} = I_{dc} &= \frac{1}{2\pi} \int_0^{\pi} i \cdot d\theta = \frac{1}{2\pi} \int_0^{\pi} \frac{V_m \sin \theta}{r_f + R_L} d\theta \\ &= \frac{V_m}{2\pi (r_f + R_L)} \int_0^{\pi} \sin \theta d\theta \\ &= \frac{2V_m}{2\pi (r_f + R_L)} = \frac{I_m}{\pi} \end{aligned}$$

dc power

$$\begin{aligned} P_{dc} &= I_{dc}^2 \times R_L \\ &= \left(\frac{I_m}{\pi} \right)^2 \times R_L \end{aligned}$$

ac Power Input

The ac power input is given by $P_{ac} = I_{rms}^2 (r_f + R_L)$

$$I_{rms} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} i^2 d\theta}$$

Squaring both sides, we get

$$I_{rms}^2 = \frac{1}{2\pi} \int_0^{2\pi} i^2 d\theta$$

But $i = I_m \sin \theta$

$$I_{rms}^2 = \frac{1}{2\pi} \int_0^{\pi} (I_m \sin \theta)^2 d\theta \quad (\text{current flows through diode only for duration } 0 \text{ to } \pi)$$

$$I_{rms}^2 = \frac{I_m^2}{4}$$

$$I_{rms} = \frac{I_m}{2}$$

$$\therefore P_{ac} = \left(\frac{I_m}{2}\right)^2 (r_f + R_L)$$

$$\therefore \eta = \frac{P_{dc}}{P_{ac}} = \frac{\left(\frac{I_m}{\pi}\right)^2}{\left(\frac{I_m}{2}\right)^2} \times \frac{R_L}{(r_f + R_L)}$$

$$\eta = \frac{0.406}{1 + \frac{r_f}{R_L}}$$

9. FULL-WAVE RECTIFIER

Full wave Rectifier of two types

- (i) Centre tapped full-wave rectifier
- (ii) Bridge fullwave rectifier

(i) Centre tapped full-wave rectifier

The circuit diagram of a centre tapped full-wave rectifier is shown in Fig. 10. It employs two diodes and a centre tap transformer. The ac signal to be rectified is applied to the primary of the transformer and the dc output is taken across the load, R_L . During the +ve half-cycle end X is +ve and end Y is -ve. This makes diode D_1 forward biased and thus a current i_1 flows through

it and load resistor R_L . Diode D_2 is reverse biased and the current i_2 is zero. During the $-ve$ half-cycle end Y is $+ve$ and end X is $-ve$. Now diode D_2 is forward biased and thus a current i_2 flows through it and load resistor R_L . Diode D_1 is reversed and the current $i_1 = 0$.




Fig.10. Centre tapped full-wave rectifier (i) circuit diagram; (ii) input and output waveforms

(ii) Bridge rectifier

The circuit diagram of a bridge rectifier is shown in Fig. 11. It uses four diodes and one transformer.

During the $+ve$ half-cycle, end A is $+ve$ and end B is $-ve$ thus diodes D_1 and D_3 are forward bias while diodes D_2 and D_4 are reverse biased thus a current flows through diode D_1 , load R_L (C to D) and diode D_3 .

During the $-ve$ half-cycle, end B is $+ve$ and end A is $-ve$ thus diodes D_2 and D_4 are forward biased while the diodes D_1 and D_3 are reverse biased. Now the flow of current is through diode D_4 load R_L (D to C) and diode D_2 . Thus, the waveform is same as in the case of centre-tapped full-wave rectifier.





Fig. 11. Centre tapped full-wave rectifier (i) circuit diagram; (ii) output waveform

Efficiency of full-wave rectifier

Let $V = V_m \sin \theta$ be the voltage across the secondary winding
 $I = I_m \sin \theta$ be the current flowing in secondary circuit
 r_f = diode resistance
 R_L = load resistance

dc power output

$$P_{dc} = I_{dc}^2 R_L$$

$$I_{dc} = I_{av} = 2 \frac{1}{2\pi} \int_0^\pi i \cdot d\theta$$

$$I_{av} = 2 \frac{1}{2\pi} \int_0^\pi I_m \sin \theta \cdot d\theta$$

$$I_{av} = \frac{2I_m}{\pi}$$

\therefore

$$P_{dc} = \left(\frac{2I_m}{\pi} \right)^2 R_L$$

input ac power

$$P_{ac} = I_{rms}^2 (r_f + R_L)$$

$$I_{rms} = \sqrt{2 \frac{1}{2\pi} \int_0^\pi i^2 d\theta}$$

Squaring both sides, we get

$$I_{rms}^2 = \frac{1}{\pi} \int_0^\pi i^2 d\theta$$

$$I_{rms}^2 = \frac{1}{\pi} \int_0^\pi (I_m \sin\theta)^2 d\theta$$

$$I_{rms}^2 = \frac{I_m^2}{2}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}}$$

$$P_{ac} = \left(\frac{I_m}{\sqrt{2}}\right)^2 (r_f + R_L)$$

$$\eta = \frac{P_{dc}}{P_{ac}} = \frac{\left(\frac{2I_m}{\pi}\right)^2}{\left(\frac{I_m}{\sqrt{2}}\right)^2} \times \frac{R_L}{(r_f + R_L)}$$

$$\eta = \frac{0.812}{1 + \frac{r_f}{R_L}}$$

The efficiency will be maximum if r_f is negligible as compared to R_L .

Hence, maximum efficiency = 81.2%

This is double the efficiency due to half-wave rectifier. Therefore, a full-wave rectifier is twice as effective as a half-wave rectifier.

Ripple Factor

The pulsating output of a rectifier consists of dc component and ac component (also known as ripple). The effectiveness of a rectifier depends on the magnitude of ac component in the output : the smaller this component, the more effective is the rectifier.

Ripple factor (r) is defined as it is the ratio of rms value of ac component to the dc component in the rectifier output.

$$r = \frac{I_{ac}}{I_{dc}}$$

Ripple Factor for halfwave rectifier

By definition the effective (i.e., rms) value of total load current is given by

$$I_{rms}^2 = I_{ac}^2 + I_{dc}^2$$

$$I_{rms} = \sqrt{I_{ac}^2 + I_{dc}^2}$$

where I_{dc} = value of dc component

I_{ac} = rms value of ac component

Divide both RHS and LHS by I_{dc} , we get

$$\frac{I_{ac}}{I_{dc}} = \frac{1}{I_{dc}} \sqrt{I_{rms}^2 - I_{dc}^2}$$

$$r = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$$

For half-wave rectification, $I_{rms} = \frac{I_m}{2}$ and $I_{dc} = \frac{I_m}{\pi}$

So, the ripple factor (r) of half-wave rectifier is 1.21.

Ripple Factor for Full-wave Rectification

For full-wave rectification,

$$I_{rms} = \frac{I_m}{\sqrt{2}} \text{ and } I_{dc} = \frac{2I_m}{\pi}$$

So, the ripple factor (r) of full-wave rectifier is 0.48.

10. COMPARISON OF RECTIFIERS

Particulars	Half-wave rectifier	Centre-tapped full-wave rectifier	Bridge rectifier
1. No. of diodes	1	2	4
2. I_{dc}	I_m/π	$2I_m/\pi$	$2I_m/\pi$
3. V_{dc}	V_m/π	$2V_m/\pi$	$2V_m/\pi$
4. I_{rms}	$I_m/2$	$I_m/\sqrt{2}$	$I_m/\sqrt{2}$
5. Efficiency	40.6%	81.2%	81.2%
6. PIV	V_m	$2V_m$	V_m
7. Ripple factor	1.21	0.48	0.48

SUBJECT-BASIC ELECTRONICS ENGINEERING

TOPIC-BIPOLAR JUNCTION TRANSISTOR

Prepared by Mr. Bikash Meher

Assistant Professor

Department-EE

Bipolar Junction Transistor (BJT)

A bipolar junction transistor is a three layer semiconductor device which is consisting of two P layer and a N layer or two N layer with a P layer. A N layer is sandwiched between two P layer known as PNP transistor and similarly, if a P layer is sandwich between two N layer called as NPN transistor. The BJT consists of three terminal named as base (B), emitter (E) and collector (C).




Fig.1. PNP and NPN transistor.



Fig. 2. Symbol of BJT: (a) PNP; (b) NPN.

The width and doping level of the base, emitter and collector are compares as:

Width: Base < Emitter < Collector

Doping : Emitter > Collector > Base

The width of the collector layer is large as compared to based and emitter and the doping is high in emitter layer as compared to other two . The abbreviation BJT, from bipolar junction transistor, is often applied to this three-terminal device. The term bipolar reflects the fact that holes and electrons participate in the injection process into the oppositely polarized material.

TRANSISTOR OPERATION

The basic arrangement with different bias voltage for npn and pnp transistor is shown in Fig. 4. Now, we will describe the operation of the pnp transistor as per the diagram depicted in Fig. 4a. The operation of the npn transistor is exactly the same if the roles played by the electron and hole are interchanged. In Fig.5a the *pnp* transistor has been redrawn without the base-to-collector bias. This is similar to the forward biasing of p-n junction diode. The depletion region has been reduced in width due to the applied bias, resulting in a heavy flow of majority carriers from the *p* - to the *n* -type material.

Let us now remove the base-to-emitter bias of the pnp transistor of Fig. 4a as shown in Fig. 5b. This is similar to the forward biasing of p-n junction diode. The depletion region has been expand in width due to the reverse bias voltage. The flow of majority carriers is zero, resulting in only a minority carriers flow.




Fig. 4. Types of transistor: (a) pnp; (b) npn




Fig. 5. Biasing of a transistor: (a) forward biased; (b) reverse biased.




Fig. 6. Majority and minority carrier flow of a pnp transistor.

In Fig.6 both biasing potentials have been applied to a *pnp* transistor, with the resulting majority- and minority-carrier flows indicated. As indicated in Fig.6 , a large number of majority carriers will diffuse across the forward biased *p–n* junction into the *n* -type material. Since the sandwiched *n* -type material is very thin and has a low conductivity, a very small number of these carriers will take this path of high resistance to the base terminal. The magnitude of the base current is typically on the order of microamperes, as compared to milliamperes for the emitter and collector currents. The larger number of these majority carriers will diffuse across the reverse-biased junction into the *p* -type material connected to the collector terminal as indicated in Fig.6 . All the minority carriers in the depletion region will cross the reverse-biased junction of a diode accounts for the flow indicated in Fig.6 .

Applying Kirchhoff’s current law to the transistor of Fig.6 as if it were a single node, we obtain

$$I_E = I_C + I_B$$

So, emitter current is the sum of the collector and base currents.

The collector current, however, comprises two components—the majority and the minority carriers as indicated in Fig. 6 . The minority-current component is called the leakage current and is given the symbol I_{CO} (I_C current with emitter terminal open). The collector current, therefore, is determined in total by

$$I_C = I_{C\text{majority}} + I_{C\text{minority}}$$

I_C is measured in milliamperes and I_{CO} is measured in microamperes or nanoamperes. I_{CO} , like I_s for a reverse-biased diode.

COMMON-BASE CONFIGURATION

The common base configuration with *pnp* and *npn* transistors is shown in Fig. 7. The common-base terminology is derived from the fact that the base is common to both the input and output sides of the configuration. In addition, the base is usually the terminal closest to, or at, ground potential. The arrow in the graphic symbol defines the direction of emitter current (conventional flow) through the device.




Fig. 7. Common base configuration: (a) pnp transistor; (b) npn transistor

Input Characteristics

The input characteristics of the common base transistor configuration is depicted in Fig.8. The input set for the common-base amplifier as shown in Fig. 8 relates an input current (I_E) to an input voltage (V_{BE}) for various levels of output voltage (V_{CB}). The input characteristics of Fig.8 reveal that for fixed values of collector voltage (V_{CB}), as the base-to-emitter voltage increases, the emitter current increases in a manner that closely resembles the diode characteristics. In fact, increasing levels of V_{CB} have such a small effect on the characteristics that as a first approximation the change due to changes in V_{CB} can be ignored. once a transistor is in the “on” state, the base-to-emitter voltage will be assumed to be the following:

$$V_{BE} \cong 0.7 \text{ V}$$




Fig. 8. Input characteristics of common base silicon amplifier.

Output Characteristics

The output set relates an output current (I_C) to an output voltage (V_{CB}) for various levels of input current (I_E) as shown in Fig. 9 . The output or collector set of characteristics has three basic regions of interest, as indicated in Fig. 9 : the active , cutoff , and saturation regions. The active region is the region normally employed for linear (undistorted) amplifiers.




Fig. 9. Output characteristics of common base silicon amplifier.

In particular:

In the active region the base–emitter junction is forward-biased, whereas the collector base junction is reverse-biased.

The active region is defined by the biasing arrangements of Fig. 7. At the lower end of the active region the emitter current (I_E) is zero, and the collector current is simply that due to the reverse saturation current I_{CO} , as indicated in Fig.10. The current I_{CO} is so small (microamperes) in magnitude compared to the vertical scale of I_C (milliamperes) that it appears on virtually the same horizontal line as $I_C = 0$. The circuit conditions that exist when $I_E=0$ for the common-base configuration are shown in Fig.10.




Fig. 10. Reverse saturation current

From the Fig. 9, it is seen that as the emitter current increases above zero, the collector current increases to a magnitude essentially equal to that of the emitter current as determined by the basic transistor-current relations. Note also the almost negligible effect of V_{CB} on the collector current for the active region. The curves clearly indicate that a first approximation to the relationship between I_E and I_C in the active region is given by

$$I_C \cong I_E$$

As inferred by its name, the cutoff region is defined as that region where the collector current is 0 A, as revealed on Fig. 9 . In addition:

In the cutoff region the base–emitter and collector–base junctions of a transistor are both reverse-biased.

The saturation region is defined as that region of the characteristics to the left of $V_{CB} = 0$ V. The horizontal scale in this region was expanded to clearly show the dramatic change in

characteristics in this region. Note the exponential increase in collector current as the voltage V_{CB} increases toward 0 V.

In the saturation region the base–emitter and collector–base junctions are forward-biased.

Alpha (α)

DC Mode In the dc mode the levels of I_C and I_E due to the majority carriers are related by a quantity called alpha and defined by the following equation: where I_C and I_E are the levels of current at the point of operation.

$$\alpha_{dc} = \frac{I_C}{I_E}$$

$$I_C = \alpha I_E + I_{CBO}$$

COMMON-EMITTER CONFIGURATION

The common emitter configuration is shown in Fig.11. It is called the common-emitter configuration because the emitter is common to both the input and output terminals (in this case common to both the base and collector terminals).

Input Characteristics

The input characteristics of the common-emitter configuration is shown in Fig. 12b. In common base that the input set of characteristics was approximated by a straight-line equivalent that resulted in $V_{BE} = 0.7$ V for any level of I_E greater than 0 mA. For the common-emitter configuration the same approach can be taken, resulting in the approximate equivalent of Fig. 12b. The result supports our earlier conclusion that for a transistor in the “on” or active region the base-to-emitter voltage is 0.7 V. In this case the voltage is fixed for any level of base current.




Fig.11. Notation and symbols used with the common-emitter configuration: (a) npn transistor; (b) pnp transistor.




Fig. 12. Characteristics of a silicon transistor in the common-emitter configuration: (a) output characteristics; (b) input characteristics.

Output Characteristics

For the common-emitter configuration the output characteristics are a plot of the output current (I_C) versus output voltage (V_{CE}) for a range of values of input current (I_B). The input characteristics are a plot of the input current (I_B) versus the input voltage (V_{BE}) for a range of values of output voltage (V_{CE}). The output characteristics of common-emitter is illustrated in Fig. 12a.

The active region for the common-emitter configuration is that portion of the upper-right quadrant that has the greatest linearity, that is, that region in which the curves for I_B are nearly straight and equally spaced. In Fig. 12a this region exists to the right of the vertical dashed line at $V_{CE\text{ sat}}$ and above the curve for I_B equal to zero. The region to the left of $V_{CE\text{ sat}}$ is called the saturation region.

In the active region of a common-emitter amplifier, the base–emitter junction is forward-biased, whereas the collector–base junction is reverse-biased.

The cutoff region for the common-emitter configuration is not as well defined as for the common-base configuration. Note on the collector characteristics of Fig.12a that I_C is not equal to zero when I_B is zero. A small current exist even if the $I_B = 0$ as illustrated in Fig.13. For the common-base configuration, when the input current I_E was equal to zero, the collector current was equal only to the reverse saturation current I_{CO} , so that the curve $I_E = 0$ and the voltage axis were, for all practical purposes, one.




Fig.13 Circuit condition related to I_{CEO} .

From the common base characteristics

$$I_C = \alpha I_E + I_{CBO}$$

$$I_C = \alpha(I_C + I_B) + I_{CBO}$$

$$I_C = \frac{\alpha I_B}{1 - \alpha} + \frac{I_{CBO}}{1 - \alpha}$$

If we consider the case discussed above, where $I_B = 0$ A, and substitute a typical value of α such as 0.996, the resulting collector current is the following:

$$\begin{aligned} I_C &= \frac{\alpha(0 \text{ A})}{1 - \alpha} + \frac{I_{CBO}}{1 - 0.996} \\ &= \frac{I_{CBO}}{0.004} = 250I_{CBO} \end{aligned}$$

If I_{CBO} were 1 mA, the resulting collector current with $I_B = 0$ A would be $250(1 \text{ mA}) = 0.25$ mA, as reflected in the characteristics of Fig.12a.

The collector current defined by the condition $I_B = 0$ mA can be expressed as

$$I_{CEO} = \frac{I_{CBO}}{1 - \alpha} \Big|_{I_B = 0 \mu\text{A}}$$

A relationship can be developed between β and α using the basic relationships introduced thus far. Using $\beta = I_C/I_B$, we have $I_B = I_C/\beta$, and from $\alpha = I_C/I_E$ we have $I_E = I_C/\alpha$. Substituting into

$$\begin{aligned} I_E &= I_C + I_B \\ \frac{I_C}{\alpha} &= I_C + \frac{I_C}{\beta} \end{aligned}$$

and dividing both sides of the equation by I_C results in

$$\frac{1}{\alpha} = 1 + \frac{1}{\beta}$$

or

$$\beta = \alpha\beta + \alpha = (\beta + 1)\alpha$$

so that

$$\alpha = \frac{\beta}{\beta + 1}$$

or

$$\beta = \frac{\alpha}{1 - \alpha}$$

In addition, recall that

$$I_{CEO} = \frac{I_{CBO}}{1 - \alpha}$$

but using an equivalence of

$$\frac{1}{1 - \alpha} = \beta + 1$$

derived from the above, we find that

$$I_{CEO} = (\beta + 1)I_{CBO}$$

or

$$I_{CEO} \cong \beta I_{CBO}$$

$$I_C = \beta I_B$$

$$\begin{aligned} I_E &= I_C + I_B \\ &= \beta I_B + I_B \end{aligned}$$

$$I_E = (\beta + 1)I_B$$

Equations

$$I_E = I_C + I_B,$$

$$\alpha_{dc} = \frac{I_C}{I_E},$$

$$\beta_{dc} = \frac{I_C}{I_B},$$

$$I_C = \beta I_B,$$

$$I_C = I_{C_{\text{majority}}} + I_{C_{\text{minority}}},$$

$$\alpha_{ac} = \left. \frac{\Delta I_C}{\Delta I_E} \right|_{V_{CB}=\text{constant}},$$

$$\beta_{ac} = \left. \frac{\Delta I_C}{\Delta I_B} \right|_{V_{CE}=\text{constant}},$$

$$I_E = (\beta + 1)I_B,$$

$$V_{BE} \cong 0.7 \text{ V}$$

$$I_{CEO} = \left. \frac{I_{CBO}}{1 - \alpha} \right|_{I_B=0 \mu\text{A}}$$

$$\alpha = \frac{\beta}{\beta + 1}$$

$$P_{C_{\text{max}}} = V_{CE} I_C$$

SUBJECT-BASIC ELECTRONICS ENGINEERING

TOPIC-FIELD EFFECT TRANSISTOR

Prepared by Mr. Bikash Meher

Assistant Professor

Department-EE

Topic includes

- **Construction and operation of JFET**
- **Construction and operation of D-MOSFET**
- **Construction and operation of E-MOSFET**

FIELD EFFECT TRANSISTOR (FET)

There are three types of FETs: JFETs, MOSFETs, and MESFETs. Further, MOSFETs are classified into depletion type and enhancement-type (D-MOSFET and E-MOSFET).

1. JUNCTION FIELD-EFFECT TRANSISTOR (JFET)

The field-effect transistor (FET) is a three-terminal device. The three terminals are gate (G), source (S) and Drain (D). The FET is voltage controlled device. Just as there are npn and pnp bipolar transistors, there are n-channel and p-channel field effect transistors.

The term field effect in the name deserves some explanation. For the FET an electric field is established by the charges present, which controls the conduction path of the output circuit without the need for direct contact between the controlling and controlled quantities.

FETs are of three types : the junction field-effect transistor (JFET), the metal–oxide–semiconductor field-effect transistor (MOSFET), and the metal – semiconductor field-effect transistor (MESFET). The MOSFET category is further broken down into depletion and enhancement (i.e. D-MOSFET and E-MOSFET).

Difference between BJT and FET

BJT	FET
Current controlled device	Voltage controlled device
Bipolar (current conduction due to flow of holes and electrons)	Unipolar (current conduction due to flow of majority charge carriers)
Low input impedance as compared to FET	High input impedance
Ac voltage gain is high	Ac voltage gain is low
Less temperature stable	More temperature stable
Larger in size	Smaller in size

Construction and Characteristics of JFET

The basic construction of the n -channel JFET is shown in Fig.1. major part of the structure is the n -type material, which forms the channel between the embedded layers of p -type material. The top of the n -type channel is connected through an ohmic contact to a terminal referred to as the drain (D), whereas the lower end of the same material is connected through an ohmic contact to a terminal referred to as the source (S). The two p -type materials are connected together and to the gate (G) terminal. In essence, therefore, the drain and the source are connected to the ends of the n -type channel and the gate to the two layers of p -type material.

Operation of JFET

In the absence of any applied potentials the JFET has two $p - n$ junctions under no-bias conditions. The result is a depletion region at each junction, as shown in Fig. 1, that resembles the same region of a diode under no-bias conditions. So, depletion region is void of free carriers and is therefore unable to support conduction.




Fig 1. Junction field effect transistor (JFET)

$V_{GS} = 0$ V, V_{DS} Some Positive Value

In Fig. 2, a positive voltage V_{DS} is applied across the channel and the gate is connected directly to the source to establish the condition $V_{GS} = 0$ V. The result is a gate and a source terminal at the same potential and a depletion region in the low end of each p -material similar to the

distribution of the no-bias conditions of Fig. 1 . The instant the voltage $V_{DD} (=V_{DS})$ is applied, the electrons are drawn to the drain terminal, establishing the conventional current I_D with the defined direction of Fig. 2 . The path of charge flow clearly reveals that the drain and source currents are equivalent ($I_D = I_S$). Under the conditions in Fig. 2 , the flow of charge is relatively uninhibited and is limited solely by the resistance of the n -channel between drain and source.

It is seen that the depletion region is wider near the top of both p -type materials. The reason for the change in width of the region is best described through the help of Fig. 3 . Assuming a uniform resistance in the n -channel, we can break down




Fig. 2. JFET at $V_{GS}=0V$ and $V_{DS}>0V$




Fig.3 Varying reverse-bias potential across the p-n junction of an n-channel JFET

the resistance of the channel into the divisions appearing in Fig. 3 . The current I_D will establish the voltage levels through the channel as indicated on the same figure. The result is that the upper region of the p -type material will be reverse-biased by about 1.5 V, with the lower region only reverse-biased by 0.5 V. The greater the applied reverse bias, the wider is the depletion region—hence the distribution of the depletion region as shown in Fig. 3 . The fact that the p - n junction is reversebiased for the length of the channel results in a gate current of zero amperes, as shown in the same figure.

As the voltage V_{DS} is increased from 0 V to a few volts, the current will increase as determined by Ohm’s law and the plot of I_D versus V_{DS} will appear as shown in Fig. 4 .




Fig. 4. I_D versus V_{DS} for $V_{GS}=0V$

The relative straightness of the plot reveals that for the region of low values of V_{DS} , the resistance is essentially constant. As V_{DS} increases and approaches a level referred to as V_P in Fig. 4, the depletion regions of Fig. 2 will widen, causing a noticeable reduction in the channel width. The reduced path of conduction causes the resistance to increase and the curve in the graph of Fig. 4 to occur. The more horizontal the curve, the higher the resistance, suggesting that the resistance is approaching “infinite” ohms in the horizontal region. If V_{DS} is increased to a level where it appears that the two depletion regions would “touch” as shown in Fig. 5, a condition referred to as pinch-off will result. The level of V_{DS} that establishes this condition is referred to as the pinch-off voltage and is denoted by V_P , as shown in Fig. 4.




Fig. 5. Pinch-off ($V_{GS}=0V$, $V_{DS}=V_P$)

In actuality, the term *pinch-off* is a misnomer in that it suggests the current I_D is pinched off and drops to 0 A. As shown in Fig.4, however, this is hardly the case – I_D maintains a saturation level defined as I_{DSS} in Fig. 4 . In reality a very small channel still exists, with a current of very high density. The fact that I_D does not drop off at pinch-off and maintains the saturation level indicated in Fig. 4 is verified by the following fact: The absence of a drain current would remove the possibility of different potential levels through the n - channel material to establish the varying levels of reverse bias along the $p - n$ junction. The result would be a loss of the depletion region distribution that caused pinch-off in the first place.

As V_{DS} is increased beyond V_P , the region of close encounter between the two depletion regions increases in length along the channel, but the level of I_D remains essentially the same. In essence, therefore, once $V_{DS} > V_P$, the JFET has the characteristics of a current source. As shown in Fig. 6 , the current is fixed at $I_D = I_{DSS}$, but the voltage V_{DS} (for levels $>V_P$) is determined by the applied load.




Fig.6 Current source equivalent for $V_{GS}=0V$, $V_{DS}>V_P$.

The choice of notation I_{DSS} is derived from the fact that it is the *drain-to-source* current with a short-circuit connection from gate to source. As we continue to investigate the characteristics of the device we will find that:

I_{DSS} is the maximum drain current for a JFET and is defined by the conditions $V_{GS} = 0 V$ and $V_{DS} > |V_P|$.

$V_{GS} < 0 V$

The voltage from gate to source, denoted V_{GS} , is the controlling voltage of the JFET. Just as various curves for I_C versus V_{CE} were established for different levels of I_B for the BJT transistor, curves of I_D versus V_{DS} for various levels of V_{GS} can be developed for the JFET. For the n -channel device the controlling voltage V_{GS} is made more and more negative from its $V_{GS} = 0 V$ level. In other words, the gate terminal will be set at lower and lower potential levels as compared to the source.




Fig.7. Application of a negative voltage to the gate of a JFET.

In Fig. 7 a negative voltage of -1 V is applied between the gate and source terminals for a low level of V_{DS} . The effect of the applied negative-bias V_{GS} is to establish depletion regions similar to those obtained with $V_{GS} = 0\text{ V}$, but at lower levels of V_{DS} . Therefore, the result of applying a negative bias to the gate is to reach the saturation level at a lower level of V_{DS} , as shown in Fig. 8 for $V_{GS} = -1\text{ V}$.




Fig. 8.n- Channel JFET characteristics with $I_{DSS}=8\text{mA}$ and $V_P=-4$ V.

The resulting saturation level for I_D has been reduced and in fact will continue to decrease as V_{GS} is made more and more negative. The pinch-off voltage continues to drop in a parabolic manner as V_{GS} becomes more and more negative. Eventually, V_{GS} when $V_{GS} = -V_P$ will be sufficiently negative to establish a saturation level that is essentially 0 mA, and the device has been “turned off.”

The level of V_{GS} that results in $I_D = 0$ mA is defined by $V_{GS} = V_P$, with V_P being a negative voltage for n-channel devices and a positive voltage for p-channel JFETs.




Fig. 9. JFET symbols: (a)n-channel; (b)p-channel.

2. MOSFET

MOSFET stands for metal – oxide – semiconductor field – effect transistor. MOSFETs are further broken down into depletion type and enhancement type. The terms depletion and enhancement define their basic mode of operation.

2.1 DEPLETION-TYPE MOSFET (D-MOSFET)

Basic Construction

The basic construction of the n -channel depletion-type MOSFET is provided in Fig. 10. A slab of p -type material is formed from a silicon base and is referred to as the *substrate*. It is the foundation on which the device is constructed. In some cases the substrate is internally connected to the source terminal. However, many discrete devices provide an additional terminal labeled SS , resulting in a four-terminal device. The source and drain terminals are connected through metallic contacts to n -doped regions linked by an n -channel as shown in the figure. The gate is also connected to a metal contact surface but remains insulated from the n -channel by a very thin silicon dioxide (SiO_2) layer. SiO_2 is a type of insulator referred to as a *dielectric*, which sets up opposing (as indicated by the prefix *di* -) electric fields within the dielectric when exposed to an externally applied field. The fact that the SiO_2 layer is an insulating layer means that:

There is no direct electrical connection between the gate terminal and the channel of a MOSFET.




Fig.10. n-Channel depletion type MOSFET.

In addition:

It is the insulating layer of SiO_2 in the MOSFET construction that accounts for the very desirable high input impedance of the device.

The reason for the label metal–oxide–semiconductor FET is now fairly obvious: *metal* for the drain, source, and gate connections; *oxide* for the silicon dioxide insulating layer; and *semiconductor* for the basic structure on which the *n* - and *p* -type regions are diffused.

Basic Operation and Characteristics

In Fig. 11, the gate-to-source voltage is set to 0 V by the direct connection from one terminal to the other, and a voltage V_{DD} is applied across the drain-to-source terminals. The result is an attraction of the free electrons of the n -channel for the positive voltage at the drain. The result is a current similar to that flowing in the channel of the JFET. In fact, the resulting current with $V_{GS}=0$ V continues to be labeled I_{DSS} , as shown in Fig. 12 .




Fig. 11. N-channel depletion type MOSFET with $V_{GS}=0$ V and applied voltage V_{DD} .

In Fig. 12 , V_{GS} is set at a negative voltage such as -1 V. The negative potential at the gate will tend to pressure electrons toward the p -type substrate (like charges repel) and attract holes from the p -type substrate (opposite charges attract) as shown in Fig. 12 . Depending on the magnitude of the negative bias established by V_{GS} , a level of recombination between electrons and holes will occur that will reduce the number of free electrons in the n -channel available for conduction. The more negative the bias, the higher is the rate of recombination.




Fig. 12. Reduction in free carriers in a channel due to a negative potential at the gate terminal.

The resulting level of drain current is therefore reduced with increasing negative bias for V_{GS} , as shown in Fig. 13 for $V_{GS} = -1 \text{ V}$, -2 V , and so on, to the pinch-off level of -6 V . The resulting levels of drain current and the plotting of the transfer curve proceed exactly as described for the JFET.




Fig. 13. Drain and transfer characteristics for an n-channel depletion type MOSFET.

For positive values of V_{GS} , the positive gate will draw additional electrons (free carriers) from the p -type substrate due to the reverse leakage current and establish new carriers through the collisions resulting between accelerating particles. As the gate-to-source voltage continues to increase in the positive direction, Fig.13 reveals that the drain current will increase at a rapid rate for the reasons listed above. The vertical spacing between the $V_{GS}=0$ V and $V_{GS}=+1$ V curves of Fig. 13 is a clear indication of how much the current has increased for the 1-V change in V_{GS} . Due to the rapid rise, the user must be aware of the maximum drain current rating since it could be exceeded with a positive gate voltage. That is, for the device of Fig. 13, the application of a voltage $V_{GS}=+4$ V would result in a drain current of 22.2 mA, which could possibly exceed the maximum rating (current or power) for the device. As revealed above, the application of a positive gate-to-source voltage has “enhanced” the level of free carriers in the channel compared to that encountered with $V_{GS}=0$ V. For this reason the region of positive gate voltages on the drain or transfer characteristics is often referred to as the *enhancement region*, with the region between cutoff and the saturation level of I_{DSS} referred to as the *depletion region*.

2.2 ENHANCEMENT-TYPE MOSFET

Basic Construction

The basic construction of the n -channel enhancement-type MOSFET is provided in Fig. 14. A slab of p -type material is formed from a silicon base and is again referred to as the substrate. As with the depletion-type MOSFET, the substrate is sometimes internally connected to the source terminal, whereas in other cases a fourth lead (labeled SS) is made available for external control of its potential level. The source and drain terminals are again connected through metallic contacts to n -doped regions, but in Fig. 6.32 the absence of a channel between the two n -doped regions. This is the primary difference between the construction of depletion-type and enhancement-type MOSFETs—the absence of a channel as a constructed component of the device. The SiO_2 layer is still present to isolate the gate metallic platform from the region between the drain and source, but now it is simply separated from a section of the p -type material. Therefore, we can say that the construction of an enhancement-type MOSFET is quite similar to that of the depletion-type MOSFET, except for the absence of a channel between the drain and source terminals.




Fig. 14. n-Channel enhancement-type MOSFET.

Basic Operation and Characteristics

If V_{GS} is set at 0 V and a voltage applied between the drain and the source of the device of Fig. 14, the absence of an n -channel (with its generous number of free carriers) will result in a current of effectively 0 A, whereas in case of JFET and MOSFET $I_D = I_{DSS}$. It is not sufficient to have a large accumulation of carriers (electrons) at the drain and the source (due to the n -doped regions) if a path fails to exist between the two. With V_{DS} some positive voltage, V_{GS} at 0 V, and terminal SS directly connected to the source, there are in fact two reverse-biased $p-n$ junctions between the n -doped regions and the p -substrate to oppose any significant flow between drain and source.

In Fig. 15, both V_{DS} and V_{GS} have been set at some positive voltage greater than 0 V, establishing the drain and the gate at a positive potential with respect to the source.




Fig. 15. Channel formation in the n-channel enhancement-type MOSFET.

The positive potential at the gate will pressure the holes (since like charges repel) in the p -substrate along the edge of the SiO_2 layer to leave the area and enter deeper regions of the p -substrate, as shown in the figure. The result is a depletion region near the SiO_2 insulating layer void of holes. However, the electrons in the p -substrate (the minority carriers of the material) will be attracted to the positive gate and accumulate in the region near the surface of the SiO_2 layer. The SiO_2 layer and its insulating qualities will prevent the negative carriers from being absorbed at the gate terminal. As V_{GS} increases in magnitude, the concentration of electrons near the SiO_2 surface increases until eventually the induced n -type region can support a measurable flow between drain and source. The level of V_{GS} that results in the significant increase in drain current is called the *threshold voltage* and is given the symbol V_T . On specification sheets it is referred to as $V_{GS(\text{Th})}$, although V_T is less unwieldy and will be used in the analysis to follow. Since the channel is nonexistent with $V_{GS} = 0$ V and “enhanced” by the application of a positive gate-to-source voltage, this type of MOSFET is called an enhancement-type MOSFET. Both depletion- and enhancement-type MOSFETs have

enhancement-type regions, but the label was applied to the latter since it is its only mode of operation.

As V_{GS} is increased beyond the threshold level, the density of free carriers in the induced channel will increase, resulting in an increased level of drain current. However, if we hold V_{GS} constant and increase the level of V_{DS} , the drain current will eventually reach a saturation level as occurred for the JFET and depletion-type MOSFET. The leveling off of I_D is due to a pinching-off process depicted by the narrower channel at the drain end of the induced channel as shown in Fig. 16.




Fig.16. Change in channel and depletion region with increasing level of V_{DS} for a fixed value of V_{GS} .

Applying Kirchhoff's voltage law to the terminal voltages of the MOSFET of Fig. 16., we find that

$$V_{DG} = V_{DS} - V_{GS} \quad (1)$$

If V_{GS} is held fixed at some value such as 8 V and V_{DS} is increased from 2 V to 5 V, the voltage V_{DG} (by Eq.(1)) will increase from -6 V to -3 V and the gate will become less and less positive with respect to the drain. This reduction in gate-to-drain voltage will in turn reduce the attractive forces for free carriers (electrons) in this region of the induced channel, causing a reduction in the effective channel width. Eventually, the channel will be reduced to the point

of pinch-off and a saturation condition will be established as happen in the JFET and depletion-type MOSFET. In other words, any further increase in V_{DS} at the fixed value of V_{GS} will not affect the saturation level of I_D until breakdown conditions are encountered.

The drain characteristics of Fig. 17 reveal that for the device of Fig. 14 with $V_{GS} = 8\text{ V}$, saturation occurs at a level of $V_{DS} = 6\text{ V}$. In fact, the saturation level for V_{DS} is related to the level of applied V_{GS} by

$$V_{DS_{sat}} = V_{GS} - V_T \quad (2)$$

Obviously, therefore, for a fixed value of V_T , the higher the level of V_{GS} , the greater is the saturation level for V_{DS} , as shown in Fig. 14 by the locus of saturation levels.




Fig. 17. Drain characteristics of an n-channel enhancement-type MOSFET with $V_T = 2\text{V}$ and $k = 0.278 \times 10^{-3}\text{ A/V}^2$

For values of V_{GS} less than the threshold level, the drain current of an enhancement-type MOSFET is 0 mA.

Figure 17 clearly reveals that as the level of V_{GS} increases from V_T to 8 V, the resulting saturation level for I_D also increases from a level of 0 mA to 10 mA. In addition, it is quite noticeable that the spacing between the levels of V_{GS} increases as the magnitude of V_{GS} increases, resulting in ever-increasing increments in drain current. For levels of $V_{GS} > V_T$, the drain current is related to the applied gate-to-source voltage by the following nonlinear relationship:

$$I_D = k(V_{GS} - V_T)^2 \quad (3)$$

The equation (3) shows a nonlinear (curved) relationship between I_D and V_{GS} . The k term is a constant that is a function of the construction of the device. The value of k can be determined from the equation (4), where $I_{D_{on}}$ and $V_{GS(on)}$ are the values for each at a particular point on the characteristics of the device.

$$k = \frac{I_{D_{on}}}{(V_{GS(on)} - V_T)^2} \quad (4)$$




Fig. 18. Sketching the transfer characteristics for an n- channel enhancement-type MOSFET from the drain characteristics.